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ABSTRACT * 
It is desirable to have a high impedance circuit 
element which consumes a minimal amount of area for use 
in integrated circuits.  In MOS technology, the use of 
undoped polycrystalline silicon (poly-Si) has been in- 
(1 ?) 
corporated in recently designed static RAM's.  * ' 
The static RAM circuits are fabricated in a 
single level poly-Si MOS technology using arsenic as the 
•poly-Si and source/drain impurity dopant.  The diffusion 
of arsenic in poly-Si is expected to be enhanced when 
compared with single crystal silicon due to the occur- 
rence of grain boundaries in the polycrystalline material. 
Early in the process development it was necessary to study 
the diffusion properties of arsenic in poly-Si films.. 
This paper reports the data accumulated in an experi- 
ment which studied the lateral diffusion of arsenic in 
0.5u poly-Si films as a function of time, temperature, 
concentration and source of impurity.  For comparative 
purposes, data was also generated for the lateral dif- 
fusion of phosphorus under similar conditions. 
The data suggests a model for these resistors 
of back-to-back diodes with the reverse breakdown po- 
tential dependent upon its geometric properties.  The 
breakdown mechanism appears to be an impact ionization 
phenomena. 
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An activation energy for the lateral diffusion 
of arsenic in poly-Si was calculated to be 3.4 eV.  This 
compares of 4.2 eV for the diffusion of arsenic in single 
crystal silicon.  Because the diffusion coefficient is 
exponentially dependent upon the activation energy the 
0.8 eV difference accounts for the enhanced diffusion 
rate of arsenic in poly-Si. 
The diffusion rate of both arsenic and phos- 
phorus is directly dependent upon its initial concentra- 
tion and essentially independent of its source.  Also, 
for ion implantation of either arsenic or phosphorus of 
equal sheet resistances the diffusion rates are similar. 
Based on the data presented, design size con- 
siderations for resistor length may be extracted from a 
knowledge of the heat treatment cycle. 
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1.0  INTRODUCTION 
In the fabrication of certain integrated cir- 
cuits it is hecessary to construct a circuit element 
using a minimal amount of area, which provides a non- 
critical, high value impedance, i.e., > >10 MP-.  An ex- 
ample of its application is in a flip-flop circuit as 
shown, in Figure 1.  Here one side of the circuit is 
held at power supply potential via the resistive path 
in this cross coupled circuit.  To be economical in 
the area consumed by the resistive component, the use 
of undoped polycrystalline silicon (poly-Si) can be 
employed.  Physically the resistor would be a length 
of undoped poly-Si with doped ends for contacts. 
Present fine line design rules used in today's 
integrated circuit designs necessitates the use of slow 
diffusers for processing.  In MOS technology, arsenic 
is most often the choice.  The diffusion of arsenic in 
(^ Jj) 
single crystal silicon is well understood. J' It is 
expected that the diffusion in poly-Si would be enhanced 
due to its grain boundaries. 
Recent designs of *JK static RAM's utilized a 
flip-flop circuit for the memory storage element.  The 
circuits are fabricated using an improved single poly-Si 
(5) MOS technology   which uses arsenic for doping the 
.'■..- 3 - 
source/drain regions and the poly-Si.  An important 
consideration in the fabrication of these resistors 
is the lateral diffusion of the dopant with time and 
temperature.  This paper empirically studies the lateral 
movement of arsenic in poly-Si films in the order of 
0.5 ym thick.  The dependency of the source of arsenic 
is investigated.  Also, phosphorus, another commonly 
used dopant in MOS processing, is studied for comparison. 
2.0  EXPERIMENTAL PROCEDURE 
2.1  Resistor Geometry 
In its simplest form a high impedance resistor 
configuration using undoped poly-Si would be as 
shown in Figure 2.  The resistor width (R„) is de- 
fined by a strip of poly-Si and the resistor length 
(RL) is defined by the size of the silicon dioxide 
(Si02) strip.  The purpose of the SiOp is to mask 
impurity doping in the center of the structure. 
In a workable MOS technology the resistor width 
would be patterned in poly-Si at the same time 
as the transistor gates.  The transistor length 
would then be patterned via a SiOp masking level 
and the structure would then be exposed to an 
impurity dopant, creating the n regions.  The 
resistor ends would be doped and, therefore, ohmic 
- 4 - " ■ 
contact would be made to them.  But, the center-of 
the component would no£ be doped by virtue of the 
SiOp masking oxlde^/It is possible and convenient 
to dope the resistor ends while the source and drain 
regions of the transistors are doped.  Thereafter, 
the lateral movement or underdiffusion (AL) of 
arsenic would be due to subsequent heat treat- 
ments^in the process. 
In order to determine the lateral movement of 
arsenic and phosphorus in poly-Si, a test, pattern 
was fabricated which had various feature sizes. 
With this pattern the lateral diffusion could be 
quantitatively measured.  Minimum size design infor- 
mation can be retrieved from the data. 
2.2 Test Pattern 
A test pattern, which, was initially designed 
to study various NMOS transistor geometries, was 
used to make the' resistor test patterns.  A photo- 
graph of the test pattern is shown in Figure 3. 
The top of- the figure shows the entire chip and 
the bottom has a blown-up view showing the varying 
line widths.  The pattern provides an array of 
transistors varying in device width and channel 
length from 1 urn to 50 ym.  Therefore, for a device 
width of 50 ym, channel lengths ranged from 1 ym 
- 5 - 
to 50 ym.  Dimensions in both directions were 
stepped in 0.5 ym steps below 10 ym and 1 ym steps 
between 10 ym to 20 ym, then steps of 5 ym were 
used.  To fabricate the resistors for this experi- 
ment a simple mask assignment change was made. 
The mask which normally defines the transistor 
width was used to define the resistor strip in 
poly-Si.  And, the mask which normally serves as 
the transistor channel length (gate mask) was used 
to define the resistor length in the SiO„ masking 
oxide. 
The test pattern also contained a feature to 
obtain the diffused sheet resistance value of the 
poiy-Si films. 
2.3 Sample Preparation 
The resistors were prepared using an abbrevi- 
ated MOS type process performing only the significant 
steps needed to form the resistors.  Table 1 lists 
the process steps which were followed and Figure 4 
shows cross-sectional views throughout the fabri- 
cational sequence.  The, wafers were cleaned and 
7,0008 of SiOp was grown.  Next, a 6,OOo8 poly-Si 
film was deposited (Figure 4A). vNext, a sacri- 
ficial oxide was grown.  A photoresist step follows 
- 6 -        ' 
which defines the resistor width.  This photoresist 
pattern is next defined in the underlying oxide by 
means of an oxide etch.  Because the photoresist 
will not hold up in the poly-Si etchant it must 
be removed, and now the oxide pattern will serve \ 
as the etch mask.  At this point the poly-Si was 
etched in a chromic/hydrofluoric acid solution 
defining the resistor width (Figure *JB).  The 
sacrificial oxide was removed next and the wafers 
cleaned.  Then, 2,000a of SiO„ was grown on the 
poly-Si prior .to a Si02 film deposition of 5,0008 
(Figure 4C).  The deposited oxide is annealed prior 
to a photoresist step and an oxide etch which 
defines the impurity mask or the resistor length 
in the deposited SiOp film (Figure 4D).  This 
serves as a dopant barrier for the next step 
which was a four cell processing variable in 
i! 
this study (Figure *1E).  Next, the ion implanted 
samples received a 900 C, 60 minute nitrogen 
anneal while the predeposited samples received 
a reoxidation step of 800°C steam oxide for 25 
minutes.  Finally, the samples were given a 
1,000°C dry oxygen heat treatment.for.varying 
times from 10 minutes to 80 minutes.  The final 
- 7 -  ■ 
cross-sectional structure is shown in Figure 4F 
showing R. , AL, and n regions. 
2.4  Four Cell Experiment 
The primary concern was to derive information 
regarding the lateral movement of arsenic in poly-Si. 
In order to achieve this and also provide a broader 
background, an experiment which had four major cells 
was performed.  Two of the cells used arsenic as an 
impurity and two used another commonly used impurity, 
phosphorus.  Each of these were further subdivided 
to investigate the dependency upon the source of the 
impurity.  The arsenic was; 1) ion implanted and 
2)  spun on using an emulsion base carrier.  The 
phosphorus was; 1) ion implanted and 2) applied in 
a diffusion furnace.   ■ *   ' 
2.4.1 Arsenic - Ion Implant 
Test samples were prepared using ion 
implantation of arsenic at an energy of 30 KeV. 
Four different .doses were implanted into the 
wafers of 1 x 10 5 a/cm2, 2 x 1015 a/cm2, 5 x 
1015 a/cm2, and 1 x 1016 a/cm2.' 
2.4.2 Arsenic - Emulsion Base 
A commercially available emulsion coating 
containing arsenic was applied to samples for 
evaluation.    The substance is applied much 
- 8 - 
like a spun-on photoresist coating.  Included 
in the application procedure is an initial heat 
treatment of 1,000°C 50/50 mixture of oxygen 
and nitrogen for 30 minutes. 
2.4.3 Phosphorus - Ion Implant 
Samples were fabricated with phosphorus 
ion implantation using identical energies and • 
doses as the arsenic implanted samples. 
2.4.4 Phosphorus - Predeposition • 
Samples were prepared in PBr„ diffusion 
furnaces for 30 minutes.  Two different temper- 
atures were studied; namely, 900°C and 950°C. 
3.0  ELECTRICAL MEASUREMENTS 
To determine how the various dopants diffused . 
laterally with time and temperature in the poly-Si films, 
current versus voltage (I-V) measurements were made. 
Electrical contact from the measurement probes to the 
test devices was made directly to the doped poly-Si re- 
sistor ends.  To compare the four cell experiment, data 
was taken by measuring the various resistor lengths. 
The data was taken for R„ equal to 50 ym. 
Figure 5 is a series of plots showing oscillo- 
scope tracings of typical I-V characteristics for various 
resistor lengths.  If the resistor length is very narrow, 
- 9 - 
the underdiffusion of the impurity is such that the ends 
"short" together, yielding a low value resistor as se,en 
in Figure 5A.  As the resistor lengthens, a non-linear 
shape occurs as shown in Figure 5B.  For successively 
larger lengths, the I-V curves generated are as shown 
in Figures/ 5C, 5D, and 5E. (Note the scale changes on 
the voltage axis.)  As can be seen, the larger resistor 
lengths exhibit a back-to-back diode characteristic with 
its reverse breakdown voltage becoming larger for in- 
creases in L. 
4.0  EXPERIMENTAL RESULTS/ANALYSIS/DISCUSSION 
4.1  Four Cell Experiment 
To compare the lateral diffusion property of 
the various processing cells, all the samples were • 
measured to determine the value of Ry. which produced 
the same breakdown voltage.  The breakdown mechanism 
appears to be an impact ionization effect.  The 
value of breakdown potential increases as the dis- 
tance be'tween the doped resistor ends defined by 
the resistor length (RT) is made larger.  A break- 
down voltage V„„ range between 10V to l8V was chosen 
as a reference.  This range was selected based on 
the fact that during the measurements a 15V break- 
down increase is observed for every 1 um increase 
- 10 - 
in resistor length.  This makes the measurements 
accurate to 0.5y in resistor length or 0.25y in 
diffusion distance. 
The data presented in this section is plotted 
so that the various processing cells can be com- 
pared.  The curves show-how the underdiffusion of 
the impurity is effected by heat treatment; 
The ordinate is calibrated in urn and represents 
the lateral diffusion of the impurity.  To determine 
the lateral diffusion of the impurity from the FL 
measurement, the following was considered.  A crit- 
ical resistor length (FO was defined to compare 
the processing variations, which corresponds to 
two times the underdiffusion of the impurity plus 
the distance between the impurity edges maintaining 
an ionization potential between 10V to 18V.  Two 
times the underdiffusion of the impurity is the 
total distance traveled by the impurity, and the 
distance between, the impurity edges is the region 
of undoped poly-Si.  Expressing this in equation 
form: 
R£; = 2AL + X   ■ (l)' 
where: 
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R£ = resistor length yielding 10V to l8V 
breakdown range, 
AL = underdiffusion of impurity, and 
X = distance maintaining ionization potential 
from 10V to 18V. 
As mentioned earlier, a 15V breakdown change is 
noted for a change in R, of 1 ym.  Therefore, to 
approximate AL using Equation (1), set X = 1.0 ym 
and measure FL yielding 10V to 18V breakdown, then 
AL can easily be determined. 
Tfte abscissa for the curves in this section 
is expressed in minutes and is a.measure of the 
drive-in time at 1,000°C dry oxygen for which the 
samples were exposed. 
4.1.1 Arsenic - Ion Implant 
Figure 6 shows the family of curves re- 
ceived for the different doses of arsenic ion 
implant.  This reflects a sheet resistance of 
the poly-Si ranging from 75 °VE to 1,500 fi/D. 
Depending on this and the time-temperature 
treatment, AL ranged from 0.25 ym to 3 ym. 
4.1.2 Arsenic - Emulsion Base 
Prom the processing described in a pre- 
vious section, a sheet resistance of 175 °-/D 
■- 12 - 
was obtained.  Figure 7 shows the probe results 
of underdiffusion (AL) versus drive-in time for 
this cell of the experiment. 
4 .1.3  Phosphorus - Ion Implant 
The family of AL versus drive-in time 
curves for the' phosphorus' implant samples is 
shown in Figure 8.  Identical energy of implant 
and doses were used as for the arsenic implanted" 
samples.  Sheet resistance ranged from 30 fi/n 
to 600 «/□ for the different doses, with AL 
changing from approximately 0.1 ym to 3.5 um, 
depending on time/temperature; 
. • ---<v .  • ■■■ 
4.1.4 Phosphorus - Predeposition 
The probe results showing AL versus 
drive-in time for the two predeposition tern- 
peratures are plotted in Figure 9-  The upper 
and lower curves are for 950°C (30 P-/D) and 
900°C (50 ft/D) temperature, respectively. 
4.2  Poly-Si Film Deposition 
To explore whether there are any differences 
in the poly-Si films due to the deposition system 
which might alter the lateral diffusion property 
of an impurity, a group of wafers had the poly-Si 
deposited in three different in-house reactors.  The 
table shown below describes the available systems: 
- 13 - 
Temperature 
Manufacturer    Pressure  %  Silane    (°C) 
Applied Material   LP-CVD      17        600 
Technology 
Nitrox ATM.       15        765 
Tempress-Unicorp   LP-CVD     100        600 
These wafers were subsequently split in ion -im- 
plant dose and drive-in time for the primary part of 
the experiment.  Table 2 lists the FL data for the 
various splits.  By comparing FL for the different 
doses and drive-in times against the deposition sys- 
tems, i.t can be seen that no significant differences 
between deposition systems occur.  This implies that 
the films are essentially equivalent after annealing 
and other processing heat treatments. 
4.3 Activation Energy Calculation 
A calculation of the lateral diffusion activa- 
tion energy of arsenic in poly-Si was performed (see 
Appendix 1 for details).  The plot of 2AL = .(R* - X), 
Li 
where X = lu, versus temperature is shown in Fig- 
ure 10.  From the slope of\ this curve and consider- 
ing Equation (2), 
D - D0 e"
E/kT (2) 
an activation energy of 3.4 eV was calculated. 
This is an 0.8 eV differential as compared to 
- m  - 
published data of i\. 2 eV^ for the activation 
energy of arsenic in single crystal silicon. 
Considering the diffusion coefficient (D) is 
exponentially dependent on activation energy, 
this 0.8 eV in the 1,000°C temperature region 
accounts for a large increase in D. 
The other term in Equation (2) is D , which 
can be determined from the y-axis intercept of 
Figure 10.  Values for D depend on particulars 
of sample preparation such as impurity concen- 
2 trations.  A value of 660 cm /sec was calculated 
from the data presented here which compares to 
of I 
(7) 
a value 60 cm /sec for arsenic in single crystal 
silicon. 
For the purposes of this study the exact 
values calculated are not as important as the 
fact that both terms are in the direction to 
predict enhanced diffusion of arsenic in poly-Si 
films.  These values are consistent with the 
theory that the impurity will diffuse along the 
grain boundaries more rapidly and then diffuse 
outward as it travels.  This is depicted in 
Figure 11 by assuming a hexagonal grain struc- 
ture for the poly-Si.- The impurity diffuses 
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out from the grain boundaries at the bulk diffusion 
rate.  The total effect is an enhanced diffusion in 
I 
poly-Si as compared to single crystal silicon! 
4.H    Breakdown Voltage Versus FL 
As the resistor length increases the breakdown 
voltage increases.  Figure 12 is a plot showing this 
relationship.  Three different doses of ion implanted 
arsenic (1 x 1015, 2 x id15, and 1 x 1016 a/cm2), 
each for three different drive-in times (10, 20, and 
80 minutes), were measured.  The important point de- 
rived from these curves is that all the slopes were 
in a tight-range of 13V/ym to 17V/um.  This is one 
of the reasons the 10V to 18V voltage range was 
chosen to generate the earlier data. 
4.5 Breakdown Voltage Versus R„ 
It was observed that a short width effect exists 
for these devices.  The property is that for a given 
resistor length, FL; as smaller widths were measured, 
the effective X was reduced. 
Figure 13 is a plot showing this phenomenon for 
both arsenic and phosphorus ion implanted samples and 
phosphorus predeposited samples.  This is a normalized 
plot which shows the deviation of the breakdown volt-- 
age from that which was measured for a 50 ym width 
- 16 - 
device. ■ For Rw below 10 ym, the effective resistor 
length becomes smaller.  The ion implanted samples 
show only a minor effect.  This-corresponds to an 
effective resistor length-change of 0.5 ym.  For the 
phosphorus predeposited samples the effect is much 
more noticeable and ■■corresponds'to a 4 ym effective 
change in X below 10 ym in R... 
4.6 Model ,  v 
The symmetrical I-V characteristic observed on 
a ya scale (Figure 14A) suggests a model of back-to- 
back diodes with a high value resistor between them 
(Figure 14B).  A top view of the physical resistor, is 
again shown in Figure 14C.  The value of resistance 
in the model is determined by the center intrinsic 
region.  This value of resistance when examined on 
a more microscopic basis^ ' is probably due to the 
poly-Si band gap structure having various defect 
sites giving rise to leakage current.  The diodes 
Dl and D2 are generated by the intrinsic/n junc- 
tions formed by doping the resistor ends while the 
center portion is masked.  This effective junction 
is shown in Figure 14C by~the dashed line.  The 
distance between the two dashed lines is called 
RL(EFF)' -and in the sPecial case of maintaining 
■: • ;    ■   ■ A- 
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a 10"V[ to L8V breakdown is called X.  Also shown 
is AL, the underdiffusion of the impurity. 
The breakdown potential is dependent on the 
resistor length as shown in.Figure 12.  This break- 
down phenomena appears to be an impact ionization 
or avalanche effect when the applied field is strong 
enough.  The average slope of all the VBD versus R, 
curves is approximately 15V/1 ym.  This is within a 
factor of two to the published data on the ionization 
potential for single crystal silicon of ^ 30V/ym. *' 
The difference observed may be due to the high leakage 
currents in poly-Si films. 
An expression for the breakdown point is: 
VBD = a (RL-2AD (3) 
where    a = 15V/um  . 
k .7 Process Design Guide 
Considering the experimental results presented 
leads to the following conclusions.  First, as the 
sheet resistance decreases, an increase in resistor 
length is necessary to obtain the same breakdown 
voltage.  For example, referring to Figure 6, a 60 
minute dry oxygen drive-in time results in under- 
dif fusions of about 0.5 urn and 2.5 ym for the re- 
spective sheet resistances of 1,500 S2/P and 75 fi/n. 
- 18 - 
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This may be explained as an impurity concentration 
effect in that the lateral diffusion length is de- 
pendent upon the initial dopant level. 
Second, the underdiffusion (AL) of. the impurity 
does not have a strong dependency on the sources of 
the arsenic investigated here.  This can be seen by 
comparing the two curves of Figures 6 and 7 at equal 
sheet resistances.  The curves show the largest 
discrepancy at the shorter drive-in times; but, 
for longer times the curves are within 0.5 ym of 
each other.  Considering the measurement category 
(10V to 18V) has a spread of 0.5 ym, the lateral 
diffusion is not effected greatly by the source 
of the arsenic impurity. 
Third, comparing the sources of phosphorus 
chosen here (ion implantation and predeposition) 
an initial discrepancy in underdiffusion is observed 
which remains throughout the subsequent heat treat- 
ment.  Comparing Figures 8 and 9 show that the pre- . 
deposited samples possess greater AL than the ion 
implanted samples to produce an equivalent breakdown 
potential at a given drive-in time.  This may be due 
to the predeposition temperature itself laterally 
diffusing the impurity farther than ion Implantation. 
- 19 - 
Also noted is a noticeably steeper slope to the 950°C 
phosphorus predeposition (30 fi/n) curve than the 
16    2    '     I 1 x 10  a/cm  (30 J2/D) ion implanted phosphorus 
data. 
Fourth, comparing the arsenic and phosphorus 
ion implanted samples shows that the data is essen- 
tially the same.  This implies that the lateral 
diffusion of the two ion implanted impurities in 
\ '   ■ ■ 7'  ■ '  "  ■ poly-Si films of this thickness (0.50y) are very 
similar. 
Fifth, no discernible differences were noted 
.in the diffusion of the impurity phosphorus for the 
various poly-Si films deposited from the three dif- 
ferent in-house reactors. 
Finally, based on the data presented, a minimum 
size device may be estimated to produce a functional 
high value resistor.  This may be accomplished by 
singling put any given dopant and calculating an 
equivalent time at 1,000°C for a process to deter- 
mine the maximum AL and, in turn, minimum R, .  For 
example, for 30KeV energy ion implant of arsenic 
at 1 x 10  a/cm with an equivalent time at 1,000 C 
of 80 minutes a minimum RL would equal 7u.  To in- 
crease the breakdown voltage point, an increase of 
1 urn will yield a 15V jump. 
- 20 - 
5.0  CONCLUSIONS 
Lateral diffusion properties of arsenic and 
phosphorus in 0.5V thick poly-Si films were determined. 
Motivation for this study was to fabricate high impedence 
resistors in a small area.  The data presented provides' 
minimum design information. 
Processing.parameters of time-temperature, 
impurity, concentration, source of impurity, and poly-Si 
were investigated.  Both arsenic and phosphorus diffu- 
sion is directly dependent upon its concentration and 
essentially independent of its source.  For equal sheet 
resistance of ion implanted arsenic and phosphorus, the 
diffusion properties are similar. 
For the lateral diffusion of arsenic in pdly-Si 
an activation energy of 3«^ eV was calculated.  This is 
0.8 eV lower than arsenic in single crystal silicon.  The 
diffusion coefficient is exponentially dependent upon 
the activation energy and the difference accounts for 
the enhanced diffusion rate. 
The data presented supports a model for these 
+        - +   ' 
resistors of back-to-back diodes (h./intrinsic/n ) with 
the reverse breakdown potential dependent upon it's geometry 
The breakdown mechanism appears to be an impact ionization 
effect. 
- 21 - 
TABLE 1 
PROCESS STEPS 
1. CLEAN '     \ 
2. STEAM OXIDE - 1,000°C  \?00 MINUTES 
3. DEPOSIT POLY-SI - 6,OOoS 
4. STEAM OXIDE - 950°C   35.MINUTES 
5. PHOTORESIST RESISTOR WIDTH 
6. OXIDE ETCH - BHF   3 MINUTES; 
7. RESIST STRIP   J-100 , ] 
8. CLEAN 
9. POLY-SI ETCH -   CR03/HP   4-1/2 MINUTES 
10. OXIDE ETCH - BHF   1-1/2 MINUTES 
11. CLEAN 
12. DRY OXIDE - 1,000°C   60 MINUTES 
13. DEPOSIT OXIDE   5,000ft \ 
14. STEAM OXIDE - 1,000°C   30 MINUTES  \ 
15- PHOTORESIST RESISTOR LENGTH ' 
16. OXIDE ETCH - BHF   7 MINUTES 
17- RESIST STRIP,  J-100       < 
18. CLEAN / 
19. DOPANT  (FOUR CELL EXPERIMENT - 1)  As - ION IMPLANT, 
2)  As - EMULSION BASE, 3)  P r-   ION IMPLANT, AND 
vv
 4) ■'"'P - PREDEPOSITION) . .. 
20. CLEAN .  ■  '', 
21. NITROGEN ANNEAL - 900°C   60.MINUTES  " "    . 
(ION IMPLANTED SAMPLES ONLY) 
STEAM OXIDE - 800°C   25 Mil 
(PREDEPOSITED SAMPLES ONLY) 
0 
r 
22. INUTES 
IP] 
23. DRY OXIDE - 1,000°C   (1 TO 80) MINUTES ) 
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TABLE 2 
DEPOSITION SYSTEM/ION IMPLANT DOSE EFFECTS ON RT" L 
Phos. Ion implant 
30' KeV 
x 1015 
Poly-Si 
Deposition 
.System* 
N 
A 
U 
RL (yi m) 
Drive- 
10M 
5.'5' 
-In Tim 
20M 
7-5 
e At 1,000°C 
40M .   «0M 
10 7..0 . 9.0 
9.0    10.0 
5 N 
A 
U 
4.5 
4.5 ■ 
5-5 
5.5 
6.5+   8-0 
2 N 
~  A 
U ' 
4.0 4.5 
5-5 6.5 
4.0    .6.5 
1 N 
A 
U 
3-5 
3.5 
4.0 
4.0 
4.5    5.0 
*N - Nitrox 
A - Applied Material Technology. 
U - Tempress-Unicorp 
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R=UNDOPED POLY-SI RESISTORS 
FIGURE 1 
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SILICON DIOXIDE 
POLY - SI 
RESISTOR 
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R(W) 
LATERAL n+ DIFFUSION 
(AL) 
RESISTOR 
i     LENGTH 
RIL) 
BASIC   RESISTOR CONFIGURATION 
FIGURE 2 
w-25- 
VARYING Rw VARYING RL) 
TEST  PATTERN 
FIGURE   3 
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POLY-Si 
B. 
*************** 
E. 
C. F. 
UNDER    DIFFUSION 
(AL) 
PROCESS STEPS 
FIGURE 4 
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1 t jt zt ± j 1 I 
2V/H0RIZ  DIV 
"9 
°                                            3£ co                      JL 
>                  7 
Q                        ^ 
_i  -     -£ 
<         7 5        jr 
P   _   JL 
ffi      2V/H0RIZ  DIV 
a:    -                   3 £    _                   J 
*• -        2 c/>                           £ 
£ : .i*"— 2 - t E    _    I 
< - £ |      5V/H0RIZ  DIV 
S X   ■ ■       T s
                  f 
o     ^        -     J o      r
CM 
5V/H0RIZ  DIV 
J 
. 3 ^ ^ 
A. 
RL< 2(All) 
B. 
RL« 2(AL) 
C. 
RL >2(AL) 
D. 
RL> RL (ABOVE) 
E. 
RL> RL (ABOVE) 
10V/H0RIZ DIV 
FIGURE   5 
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§   20 
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ttL 
hi Q 
i.5 
1.0 
.5 
ENERGY ■ 30 Key 
DOSE -• iXiO15 a /cm2 
X 2X1015 a/cm2 
O 5X1015 a/cm2 
A  1X1016 a/cm2 
x 
Rs~1500Xl/D 
J. X J 
0 20 40 60 80 100 
DRIVE-IN TIME (DRY 02 , 103oC)— MIN 
ARSENIC ION  IMPLANT 
FIGURE   6 
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4.0 r 
3.5 
3.0 
E 
4. 
I 
^ 2.5 
co 2J0 
5 
25 1.5 Q 
1.0 
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INITIAL DRIVE-IN 
50/50,02/N2 1000°C 30 MIN 
Rs~175 a/D 
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DRIVE- IN TIME (DRY 02 ,105 °C)— MIN 
ARSE NIC EMULSION BASE 
FIGURE   7 
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40r 
3.5 
3.0 
E 
4. 
!   2.5 
g 2.0 
=> 
It 5 
fiS   15 
o 
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J5h 
ENERGY = 30 KeV 
DOSE «# 1X1015 a /cm2 
X 2X1015 a /cm2 
o   5X1015 a/cm2 
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DRIVE-IN TIME (DRY 02 ,103oC)-- MIN 
PHOSPHORUS ION IMPLANT 
FIGURE 8 
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8   r- 
E 
4. 
Is 
CO 
3 
S3 
O 
O 900 "C  30MIN 
X 950 °C 30 MIN 
± 
Rs~30fl/D 
Rs~50a/O 
X ± J 
0 20 40 60 80 100 
DRIVE-IN TIME (DRY 02 ,103°C)— MIN 
PHOSPHORUS PREDEP0SITI0N 
FIGURE   9 
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'*■ 
As ION IMPLANT 
30KeVlX1016 
OXIDATION TIME = 40 MIN 
7.2 7.4 7.6 7.8 8.0 
104/T(°K) 
2ALVS TEMPERATURE*1 
FIGURE 10 
8.2 8.4       8.6 
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DIFFUSION FRONT 
V POLY- 
Si 
■IMPURITY GRAIN STRUCTURE 
SYMBOLIC REPRESENTATION 
OF IMPURITY DIFFUSION THROUGH POLY-SI 
FIGURE 11 
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■V APPENDIX 1 
D = D  e~E/kT 
o 
2AL ^ /Dt 
for a given t: 
AL ^ a /D 
D1/2 = (D  e-E/kT)1/2 o 
= n 
1/2
 «-E/2kT 
o   e 
1/2 inD = 1/2 An D  - E/2kT 
o - ••■ 
1/2 log D = 1/.2-log DQ - E/2(2.3) k(l/T) 
form: 
y  =  b  -  m  x 
. n         log 12 - log 2      Q £  I,   n"«3 m = slope = =— B—JT— =8.6  4 x 10J
(7-32-8.22) (10"q) 
8.62| x 103 = 1_|_ 
E = (8.64 x 103) (4.6) (8.62 x 10"5) 
/. E = 3.4 eV 
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